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Abstract In this paper we present a novel approach to program optimisation based on
compiler-based type-driven program transformations and a fast and accurate cost/per-
formance model for the target architecture. We target streaming programs for the
problem domain of scientific computing, such as numerical weather prediction. We
present our theoretical framework for type-driven program transformation, our target
high-level language and intermediate representation languages and the cost model
and demonstrate the effectiveness of our approach by comparison with a commercial
toolchain.
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1 Introduction
The promise of energy efficiency combined with higher logic capacity and maturing
high-level synthesis (HLS) tools are pushing FPGAs into the mainstream of heteroge-
neous high-performance computing (HPC) and big data. FPGAs allow configuration
to a custom design at fine granularity. The advantage of being able to customize the
circuit for the application comes with the challenge of finding and programming the
best possible implementation.
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HLS tools such as Maxeler [23], Altera-OpenCL [7] and Xilinx SDAccel [28] have
raised the abstraction of design entry considerably. However, even with such tools,
parallel programmers with highly specialised expertise are still needed to fine-tune
the application for performance and efficiency on the target FPGA device.
We contend that the design flow for HPC needs to evolve beyond current HLS
approaches to address this productivity gap. Our proposition is that the design entry
should be at a higher abstraction, preferably that of the legacy CPU code, and the task of
generating architecture-specific parallel code should be done by the compilers. Such a
design-entry point will be truly performance-portable, and accessible to programmers
who do not have FPGA and parallel programming expertise.
The FPGA implements a program as a synchronously clocked logic circuit. The
resources used by the program are therefore limited by the amount of space available on
the chip for each type of resource (logic gates, flip-flops, memory cells, routing). Fur-
thermore, FPGAs excel at operation-level parallelism, i.e. the optimal programming
model is a deep pipeline working on a stream of data (as opposed to data parallelism in
e.g. a GPU). This is a consequence of the relatively low clock speed of the FPGA. The
implication is that for use in HPC, where high throughput is key, the target programs
to be deployed on FPGAs are ideally static in terms of memory allocation and are
data flow dominated (as opposed to control flow dominated). With that assumption,
the optimal deployment of a program onto an FPGA translates to the optimal spatial
layout of the data flow pipeline, and determining this optimal layout is our aim.
This work is part of the EPSRC TyTra project,1 which aims to address the wider
challenge of programming heterogeneous HPC platforms through a type-driven pro-
gram transformation approach. However, our particular focus in this paper is on the
compiler-based program transformations required to optimise performance of scien-
tific, array-based programs on FPGAs. Our proposed approach is inspired by functional
languages with expressive type systems such as Haskell2 and Idris3 and based on type-
driven program transformations and analytical cost models, both implemented in the
TyTra compilation toolchain.
The ultimate aim of our work is to compile HPC applications such as climate and
weather simulators, written typically in Fortran, to FPGAs.
The focus of this paper is the language and compilation framework for type-driven
program transformation. This framework allows us to create very large numbers of
variants of a given program with provably identical functionality but different perfor-
mance and resource utilisation. We combine this program transformation framework
with a fast and accurate analytical cost/performance model for the target FPGA archi-
tecture to obtain the performance and resource utilisation for each variant. In this way
we can obtain the optimal program variant by exploring the program search space.
Because of the size of the search space, fast cost/performance calculation is essential.
Using a normal commercial toolchain for FPGA programming, it takes several min-
1 http://www.tytra.org.uk.
2 http://www.haskell.org.
3 http://www.idris-lang.org/.
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utes to obtain a performance estimate and several hours to obtain the final resource
cost for a single variant.
We show in this paper that the parallelisation of the dataflow graph (netlist) of the
FPGA implementation of a program can be expressed through the types of functions
in a functional program, while the operations at the nodes of the graph are expressed
through the definition of the functions. We show that there is an equivalence between
our proposed high-level functional coordination language and the dataflow graph on
the FPGA, so that we can reshape the dataflow graph in terms of the parallelism that
it exposes by transforming the program. Furthermore, crucially, we show that the
transformation of the program is automatically derived from the type transformation.
2 Related Work
The related work is best discussed from three different vantage points: raising the
design-entry abstraction above conventional high-level languages in general, high-
level programming approaches specific to FPGAs, and cost/performance models
developed for FPGAs.
Others have also observed the need for a higher abstraction design entry. For
example, researchers have proposed algorithmic skeletons to separate algorithm from
architecture-specific parallel programming [6], and a thread pool abstraction frame-
work for accelerator programming [15]. SparkCL [25] can be used to program diverse
architectures, including FPGAs, into the familiar Apache Spark framework. Using
DSLs (Domain-specific languages) is another route to raising the design abstraction,
and numerous examples can be found for FPGAs [1,16].
Programming FPGAs using conventional high-level programming has seen con-
siderable effort across the academia and industry. They raise the abstraction of the
design-entry from HDL to a high-level language, and various optimizations are applied
to generate the FPGA solutions. In our view, most solutions have one or more of these
limitations that distinguish our work from them: (1) compiler optimizations are limited
to incremental improvements in the architecture already specified by the programmer,
with no real architectural exploration [2,7,12,23], (2) design entry is in a custom high-
level language [7,12,23], (3) the flow is limited to very specific application domain
e.g. for image processing or DSP applications [11], (4) the design-space exploration
takes a prohibitively long amount of time [12], or (5) soft microprocessors based solu-
tions are created which are not optimized for HPC [2,14]. A flow with high-level, pure
software design entry in the functional paradigm, that can apply safe transformations
to generate variants automatically, and quickly evaluate them to achieve architectural
optimizations, is to the best of our knowledge an entirely novel proposition.
From the perspective of developing a cost model, Kerr et al. [13] have developed
a performance model for CUDA kernels on GPUs based on empirical evaluation of
a number of existing applications. Park et al. [22] create a performance model for
estimating the effects of loop transformation on FPGA designs, and there is a strong
parallel between their work and ours. However, their work focuses on loop-unrolling,
and is fundamentally different in terms of design entry and variant generation. Deng et
al. [10] present cost models based on the MATLAB-based FANTOM tool, for area, time
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and power. Their estimation model works on generated HDL whereas we make esti-
mates at a higher abstraction, and our approach of generating and evaluating variants
is fundamentally different. Reference [17] presents another cost estimation approach
comparable to ours, but their work does not estimate performance, and the overall
context is very different from the TyTra flow. Reference [18] presents an analytical
model, with focus on estimating dynamic and static power of various architectures.
3 Expressing Spatial Layouts Through Types
3.1 Netlists
At the lowest level of abstraction using in digital circuit design, a program is a directed
graph (called netlist) where every edge is a wire and every node a logic gate, a memory
element (e.g. flip-flop, SRAM cell) or an I/O pin. In practice, netlists are hierarchical.
For our purpose, the building blocks of the netlists correspond to functions in the
original program. More specifically, each node in our netlists processes finite streams
(vectors). Simplifying, each node corresponds to a nested loop in the original program,
working on a static array.
3.2 Transforming Netlist Nodes Through Type Transformations
Our aim is to transform the nodes in the dataflow graph spatially to obtain higher
throughput for the overall program. Essentially, this means replicating nodes to achieve
a degree of data parallelism. As we discuss in more detail in Sect. 4, the nodes in our
programs process vectors by application of map or fold on pure functions. We will
discuss the limitations of this assumption in Sect. 8.1.
However, our fundamental observation is that, because of this assumption on the
nature of the nodes, we only need to know their types in order to perform the par-
allelism transformations: the type is the communication interface of the node, and
the parallelization is only affected by the communication, not by the actual compu-
tation performed by the node. Similarly, we do not need to know the actual data that
is processed by the odes, only its type. In the rest of this Section we formalise this
concept.
3.3 Vector Types and Transformations
– We define following type variables and sizes:
a is an atomic type variable, i.e. representing a nullary type constructor. In
practice, this means a is not a vector.
b,c are general type variables, not necessarily atomic, i.e. they can be vectors.
k,l,m,n are sizes, so k, m, n ∈ N>0
– Let Vec k b be a vector type, i.e. it represents a vector of length k containing values
of type b as a simple dependent type (cf the vector type in Idris).
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– The total size of a nested vector type is defined as the product of all sizes:
N (Vec n1 Vec n2 . . . Vec . . . Vec nk b) = ∏ki=1 ni = n
– Given an atomic type a, we can generate the set of all vector types V (a, n) for a
with total size n:
{
a /∈ V (a, n)
∀ b ∈ V (a, n),∀ k ∈ [0, n] | Vec k b ∈ V (a, n)
In other words, this set V(a,n) is formed of all possible types resulting from reshap-
ing a vector Vec n b through nesting.
We now introduce transformations of vector types that will allow us to create any
element of V(a,n). Functions operating on types start with an uppercase letter, e.g.
F,G. They are general, right-associative functions operating on a single type. So we
can write e.g. G F b.
We posit two fundamental transformations on vector types, Split and Merge. These
correspond to the familiar transformation used in the algorithmic skeleton literature [5,
6,9], but operate on on types rather than on values.
Split k Vec (m.k) b = Vec k Vec m b
Merge Vec k Vec m b = Vec (k.m) b
Note that a transformation on vector types does not have any effect on atomic types:
Split k Vec a = Merge Vec a = a
It is easy to show that V (a, n) is closed under Split and Merge. Furthermore, it
should be obvious that application of Split and Merge preserves the total size of a
vector type.
Essentially, what these operations describe is a mechanism to partition vectors so
that the total size and ordering are conserved.
For convenience, we write a multi-dimensional vector as:
Vec n1 Vec n2 Vec n3 . . . Vec nk b = NDVec [n1..nk] b
– The Split reshaping operation splits a vector into multiple vectors, which corre-
sponds to a demultiplexer
– The Merge reshaping operation combines multiple vectors into one, which corre-
sponds to a multiplexer
– As shown if Fig. 1, the process of demultiplexing requires replication of the node.
We will explain in Sect. 4.1 how this replication can be derived from the transfor-
mations.
We should note that the interpretation of split and merge in this way is just one
possible interpretation of the effect of splitting and merging vectors; it is however the
most common one. We will see in Sect. 5 that the actual parallelism depends on the
chosen implementation.
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Fig. 1 Parallelisation of a node
in the computational graph
3.4 Tuple Types
Let Tup b1 b2 . . . bm
not.= (b1, b2, . . . , bm) be a tuple type, i.e. it represents a record
containing values of different types.
By definition, applying a vector type transformation F to a tuple of vectors results
in application to every element in the tuple:
F (Vec k1 a1, . . . , Vec km am)
= (F Vec k1 a1, . . . , F Vec km am)
Tuple types are used to describe computations with multiple return values. We will
further define functions to represent fan-in to a node (zipping) and fan-out from a node
(unzipping).
3.5 Function Types
Function types are types of the form b1 → b2 → . . . → bm representing the type of
all arguments and the return value. As in Haskell the arrow is right-associative, and
partial application is possible.
By definition, applying a vector type transformation F to a function type results
in application to every vector type. For example, applying a type transformation F to
the type of the map function gives:
F (a1 → a2) → Vec k a1 → Vec k a2 = (a1 → a2) → F Vec k a1 → F Vec k a2
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4 TyTra-CL: A Functional Coordination Language for Streaming
Programming
With the above definitions of vector types and their transformations, we can now show
how the actual program transformation can be derived from the type transformations.
To describe the program netlists, we will use TyTra-CL4 “Coordination Language”,
a very simple statically typed functional language with dependent types. It is in fact
a subset of Haskell, except for the use of dependent vector types. Furthermore, as it
is a coordination language—in the sense of S-Net [24]—, functions and input vectors
only have a type declaration but no implementation.
The core language consists of:
– vector and tuple types (dependent types) as defined above;
– function composition (◦) and lambda functions;
– let-bindings (assignment);
– a set of opaque functions on atomic types f j : : ai → ak , i.e. the implementation
of the function is not part of the language;
– the following primitive higher-order functions, with semantics defined in terms of
Haskell Prelude functions:
map = Prelude.map
fold = Prelude.foldl
unzipt = Prelude.unzip
zipt = \(v1,v2) -> Prelude.zip v1 v2
– primitive in this context means that e.g. map is not defined in terms of any
other lower-level language construct.
– map and fold apply the opaque functions to vectors;
– zipt and unzipt convert between tuples of vectors and vectors of tuples.
In the remainder we will normalise the shape of the program somewhat: for the sake
of simplicity and clarity, every program will be written as a series of let bindings. This
is not a limitation as let-bindings are syntactic sugar for lambda expressions. However,
a program written in this shape makes the edges and nodes in the graph explicit. For
example, consider the program in Listing 1 and the corresponding graph representation
in Fig. 2. The correspondence between the variables and function applications in the
code and the edges and nodes in the graphs is quite clear.
4.1 Deriving Program Transformations from Type Transformations
Given a type transformation on a vector type and the the language as defined above,
it is straightforward to derive the transformed program:
– The Split and Merge type transformations have corresponding split and merge
functions that operate on the vector values:
spli t : : (k: : I nt) → Vec k.m b → Vec k Vec m b
4 http://github.com/wimvanderbauwhede/tytra.
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Fig. 2 Dataflow graph for
example program
-- type signatures for input vector and
-- opaque functions omitted for brevity
p = let
v1 = map f1 vin
(v1,l,v1,r) = unzipt v1
s2,l = fold f2,l s0 v1,l
v2,r = map f2,r v1,r
vout = map (f3 s2,l) v2,r
in
vout
Listing 1: Example TyTra-CL program
merge: : Vec k Vec m b → Vec k.m b
– The identity merge (split k v) = v holds iff v: : Vec k.m b;
– the inverse split k (merge v) = v holds iff v: : Vec k Vec m b.
– Note that these functions are not exposed to the programmer.
– The program transformations derived from the Split are:
map f v = merge ((map . map) f (split k v))
fold f acc v = (fold . fold) f acc (split k v))
zipt (v1,v2) = merge . (map zipt) . zipt (split k v1, split k v2)
unzipt v = merge (unzipt . (map unzipt) . (split k v))
– The program transformations derived from Merge are:
(map . map) f v = split k ((map . map) f (merge v))
(fold . fold) f acc v = fold f acc (merge v)
(map zipt) . zipt (v1,v2) = split k (zipt (merge v1, merge v2))
(unzipt . (map unzipt)) v = split k (unzipt (merge v))
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4.2 Generalising the Primitive Functions
In general, every vector can be split in many different ways. We therefore generalise
the functions split, merge, map, fold, zipt and unzipt into n-dimensional
versions ndsplit, ndmerge, ndmap, ndfold, ndzipt and ndunzipt:
– Definitions:
ndsplit :: Int n, k1, k2, . . . |∏ ki = n ⇒ [k1, k2, . . .] → Vec n a → NDVec [k1, k2, . . .] a
ndmerge :: Int n, k1, k2, . . . |∏ ki = n ⇒ [k1, k2, . . .] → NDVec [k1, k2, . . .] a → Vec n a
ndmap :: (a → b) → NDVec [ k1, k2, . . .] a → NDVec [ k1, k2, . . .] b
ndfold :: (a → b → a) → a → NDVec [ k1, k2, . . .] b → a
– We can show that for every valid list of factors ns (i.e. :
(ndmerge ns) . (ndmap f) . (ndsplit ns) = map f
(ndfold f acc) . (ndsplit ns) = fold f acc
– We can redefine the LHS as a function of ns:
pndmap ns f = (ndmerge ns) . (ndmap f) . (ndsplit ns)
pndfold ns f acc = (ndfold f acc) . (ndsplit ns)
– For completeness we also define ndzipt and ndunzipt:
ndzipt :: Int n, k1, k2, . . . |∏ ki = n ⇒
k1, k2, . . .] → ( NDVec [k1, k2, . . .] a, NDVec [k1, k2, . . .] b, . . .) → NDVec [k1, k2, . . .] (a, b, . . .)
ndunzipt :: Int n, k1, k2, . . . |∏ ki = n ⇒
[k1, k2, . . .] → NDVec [k1, k2, . . .] (a, b, . . .) → (NDVec [k1, k2, . . .] a NDVec [k1, k2, . . .] b, . . .)
– Again, we can show that for every valid list of factors ns:
zipt = (ndmerge ns) . (ndzipt ns) . (\(v1,v2,…)→
(ndsplit ns v1, ndsplit ns v2, …)
unzipt = (\(v1,v2,…)→
(ndmerge ns v1, ndmerge ns v2, …) . (ndunzipt ns) . (ndsplit ns)
and we can redefine the LHS to pndzipt and pndunzipt
– In conclusion, we have shown that for every valid list of factors ns:
pndmap ns = map
pndfold ns = fold
pndzipt ns = zipt
pndunzipt ns = unzipt
Thus we have shown that in order to transform the actual netlist (dataflow graph)
of the program to optimize its throughput, we do not actually need to transform the
program at all! The trivial operation of substitution of the primitive functions with
their pnd* counterparts is all that is required.
5 Transforming the TyTra-CL AST
In practice, we do not transform programs in the TyTra-CL. Instead, we transform the
Abstract Syntax Tree (AST) of the program.
5.1 Abstract Syntax for the TyTra-CL
The definition of the core of the TyTra-CL abstract syntax in Haskell is given in
Listing 2.
The TyTra-CL program is parsed, normalised to a list of assignments and trans-
formed into the actual AST.
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data Type = Vec Type | Tuple [Type] | Prim \ ldots
data Action =
MOpaque Name [Expr] Type Type PerfCost |
FOpaque Assoc Name [Expr] Expr Type Type PerfCost |
PNDMap [Int] Action |
PNDFold [Int] Action |
NDMap [(Int , MVariant)] MVariant Action |
NDFold [(Int , FVariant )] FVariant Action |
NDSplit [Int] |
NDMerge [Int] |
NDDistr [Int] [Int] |
NDZipT [Int] [Type] |
NDUnzipT [Int] Type |
Compose [Action] |
Let Expr Expr
data Expr = Var Name Type | Res Action Expr | Tup [Expr]
data Assignment = Assign Expr Expr
data MVariant = Par | Pipe | Seq
data FVariant = Tree | FPipe | FSeq
type TyTraCLProgram = Assignment
Listing 2: TyTra-CL Abstract Syntax Tree
The key points to note about this AST are the following:
– The opaque function nodes MOpaque and FOpaque, which represent functions
a → b and b → a → b respectively, have an associated PerfCost field which
holds the performance and cost figures bases on the TyTraIR implementation (see
Sect. 6). The FOpaque node also has an attribute Assoc to indicate if the operation
is associative or not. The [Expr] field is used for extra arguments, see the example.
– The NDMap node takes a list of tuples [(Integer, MVariant)], and similar for
NDFold. The variant indicates how the map or fold is implemented. A map can
be implemented purely sequentially, as a streaming pipeline or in parallel; a fold
(reduction) can be implemented purely sequentially or as a tree if the operation is
associative.
For example for a 2-D vector of size 1024, [(1024,Seq)] would mean process
1024 elements sequentially; [(8,Par),(128,Pipe)] means that there will be 8 parallel
pipelines that each process 128 scalar elements; [(128,Pipe),(8,Par)] would mean
that there is a single pipeline which processes 128 elements as vectors of size 8.
Each of these choices comes with a different cost in terms of requirements for
logic gates and buffers, and also a different performance in terms of latency and
throughput.
– As pointed out earlier, NDSplit, NDMerge and NDDistr represent (de-) multiplex-
ing operations, and as such the incur a cost and impact on the performance, so they
also carry the (performance, cost) tuple.
– Initially, the partitioning lists for the various node types, e.g. the [Int] in PNDMap,
are empty, which means that no vectors have been transformed.
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5.2 AST Transformations and Cost/Performance Calculations
The AST is transformed in three steps:
– Decompose PND* nodes:
This step is performed only once. The PNDMap and PNDFold operations are
replaced by their definitions in terms of NDMerge, NDSplit and NDMap or
NDFold and similar for PNDZipT and PNDUnzipT .
– Combine NDMerge/NDSplit pairs into NDDistr:
Consecutive NDMerge/NDSplit pairs are replaced by NDDistr. This step is also
performed only once, and is essential because NDMerge will always return a 1-D
vector (i.e. a sequential stream), which is then split by a subsequent NDSplit. This
is a potential bottleneck. Instead, NDDistr will generate the most efficient n × m
multiplexer.
– Partitioning and Variants:
The AST in this form can be used for obtaining cost/performance estimates simply
by populating the partitioning lists (the list describing the nesting of a vector) and
variants (i.e. sequential, parallel or pipelined) and generating the TyTraIR. This
means that the actual program transformation are essentially expressed as lists of
numbers, which makes it possible to use a variety of optimisation and machine
learning approaches to find the optimal variant.
6 The TyTra Intermediate Representation Language
Programs written in the TyTra-CL are not directly costable. One option to obtain costs
is to emit HDL and perform synthesis and place and route, but that is not practical for
exploring a large design-space. We tackled this problem by defining an intermediate
abstraction for describing different design variants. This Intermediate Representation
(IR) language, which we call the TyTra-IR, serves the additional purpose of pro-
viding a hand-off point between the front-end (parsing legacy code, and generating
architectural variants through type-transformations) and back-end (evaluating vari-
ants, applying low-level back-end optimizations, and generating FPGA solution) of
our flow.
We obtain design variants by transforming the AST as discussed earlier, and they
are then converted to TyTra-IR. Estimates of performance and resources are made by
parsing and analysing the IR, which is also used to generate the final HDL for synthesis
and execution on the FPGA.
The TyTra-IR is loosely based on the LLVM-IR, but models the computations on
an abstract dataflow machine rather than a Von-Neumann machine. It represents the
device-side functionality, and access to host and main memory is over APIs from com-
mercial HLS solutions like Altera-OpenCL or Maxeler. We wrap the TyTra-generated
HDL code inside high-level device-side code and that allows us to work with the APIs
of these frameworks.
The IR language itself is strongly and statically typed, and uses static single assign-
ments (SSA) to express computations. The compute language component and syntax
are based on the LLVM-IR [4], with extensions for coordination, memory access and
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parallelism. The key semantic differences between Tytra-IR and LLVM-IR are: first,
Tytra-IR targets a streaming data-flow architecture, whereas LLVM-IR is designed
to be a neutral representation for microprocessor targets; and second, Tytra-IR has
functions with added semantics to describe parallelism.
The TyTra-IR instantiates arrays in global memories, and streams which connect
to them. This forms the interface to the host, and the compute kernels are expressed
using LLVM-IR style SSA expressions. The IR program is then mapped to the shell
logic expressed in the HLS framework, and custom HDL pipelines for the required
computations (the kernel), which is then integrated with the HLS framework.
The Processing Elements (PEs) of the kernel are described using a hierarchy of
functions. They are different from LLVM functions, and can be better related to mod-
ules in HDLs like Verilog. They are described at a higher abstraction than HDLs
though. Keywords associated with each function express parallelism patterns like
pipeline parallelism, thread parallelism, and sequential execution. Using functions
with these keywords in various patterns allows us to express the dataflow architecture
on the FPGA for a given kernel. There are some restrictions on what type of function
combinations we can use in the TyTra-flow, which leads to a limited set of valid con-
figurations that is appropriate in the context of the scientific-computing target domain.
We assume that we would want to create deep and custom pipelines on the FPGA for
the kernel we wish to accelerate, and additionally we would want to replicate these
pipelines when resources allow. The allowed set of configurations follows from these
assumptions.
7 The TyTra Cost Model
The TyTra cost model is an analytical model that uses parameters obtained from data
sheets as well as synthetic test benches. We make use of the roofline analysis [27],
which is a model for estimating the performance, and has been adapted for FPGAs [8].
The constraints to performance are represented by two rooflines, one for the maxi-
mum Computational Performance (CP) of the device, and another for the maximum
Bandwidth (BW) to the main memory. They are placed on a performance (FLOPS/s)
versus operational (or computational) intensity (CI) plane, where CI is defined as the
number of word operations performed per word accessed to/from main memory. The
performance of a kernel is defined in the model as follows (shown visually in Fig. 3):
Attainable Per f ormance(F L O P S/sec) = min(C P, BW · C I )
We have developed a prototype compiler5 that accepts a design variant in TyTra-IR,
estimates its cost and performance and plots it on the roofline model, and if needed,
generates the HDL code for it. The details of the flow and the cost-model are outside
the scope of this paper. Figure 4 is a high-level view of the flow and there is some
background in [19,20] on how we make estimates of performance, memory bandwidth,
as well as FPGA-resource utilization. In this section we focus on illustrating the use
of this cost model rather than its implementation details.
5 https://github.com/waqarnabi/tybec.
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Fig. 3 The original roofline model [27], showing a memory-bound and a compute-bound kernel
Fig. 4 The TyTra back-end compiler flow, showing the estimation (blue/first three stages), HDL code
generation (yellow/next three stages), and OpenCL shell code generation (pink/last stage) flow. The starting
point for this subset of the entire TyTra flow is the TyTra-IR description representing a particular design
variant (Color figure online)
7.1 An Illustration of Using the Roofline Cost Model in the TyTra Compiler
As discussed earlier, we can use the type transformations to generate variants of the
program by reshaping the data, which means we can take a single stream of size N and
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Fig. 5 Evaluation of variants for the SOR kernel on the roofline model, generated by applying the PE-
scaling transformations. We get dividends from scaling until we hit the memory-wall at a scaling of 4 (Color
figure online)
transform it into L streams of size NL , where L is the number of concurrent lanes of
execution in the corresponding design variant. This high level translation transforms
to scaling the number of PEs.
We show the roofline analysis of the variants thus generated in Fig. 5. The first
variant (top-left) with a single PE intersects the computational roof of the design. So
this variant is compute-bound. With the performance well below the peak computa-
tional capacity of the device for this algorithm (the blue dotted line), there is clearly
room for improvement. This improvement can be seen in the next variant, where
splitting the PE into two copies raises the computational roof, with a correspond-
ing increase in performance. Similarly, the next variant shows improved performance
for 4 PEs. However any further splitting and replication does not yield performance
dividends as we hit the memory bandwidth which is independent of the number
of PEs.
The TyTra backend that estimates these costs is very fast, even though it is currently
implemented in Perl. It takes a mere 0.3 s to evaluate one variant, which is more than
200× faster than e.g. the preliminary estimates generated by Xilinx’s SDAccel which
takes close to 70 s.
7.2 Accuracy of the Cost Model
Investigating the accuracy of our cost model based on preliminary experiments on
small but realistic scientific kernels has yielded very promising results. We evalu-
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Table 1 The estimated versus
actual (see footnote 6)
performance and utilization of
resources, the former measured
in terms of
cycles-per-kernel-instance
(CPKI), for the kernel of three
scientific applications
Kernel LUT REG BRAM DSP CPKI
Hotspot (Rodinia)
Estimated 391 1305 32.8 K 12 262.3 K
Actual 408 1363 32.7 K 12 262.1 K
% error 4 4.2 0.3 0 0.07
LavaMD (Rodinia)
Estimated 408 1496 0 26 111
Actual 385 1557 0 23 115
% error 6 3.9 0 13 3.4
SOR
Estimated 528 534 5418 0 292
Actual 534 575 5400 0 308
% error 1.1 7.1 0.3 0 5.2
ated the estimated versus actual6 utilization of resources for the kernel pipelines, and
throughput measured in terms of cycles-per-kernel-instance.
The evaluation was done on the integer version of kernels from three HPC scientific
applications: The successive over-relaxation kernel from the LES weather model that
has been discussed earlier; the hotspot benchmark from the Rodinia HPC benchmark
suite [3], used to estimate processor temperature based on an architectural floorplan
and simulated power measurements; the lavaMD molecular dynamics application also
from Rodinia, which calculates particle potential and relocation due to mutual forces
between particles within a large 3D space. Our observation, that a constrained IR at
the suitable abstraction will let us make quick and accurate estimates, is confirmed by
these results as shown in Table 1
8 Exemplar: Successive Over-Relaxation (SOR)
We consider an SOR kernel (Listing 3), taken from the code for the Large Eddy
Simulator for Urban Flows, an experimental weather simulator [21]. The kernel
iteratively solves the Poisson equation for the atmospheric pressure and is the most
time-consuming part of the simulator. The main computation is a stencil over the
neighbouring cells (which is inherently parallel).
8.1 The Route from Fortran
In practice, most scientific code in the field of numerical weather prediction and climate
simulation is written in Fortran, and still for the largest part effectively in FORTRAN
6 The actual resource utilization figures are based on full synthesis, and actual cycle-counts are from RTL
simulations. The design entry for these experiments is in Verilog RTL. The RTL is generated from TyTra-IR
description using our back-end compiler.
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do l=1,nmaxp
do k=1,km
do j=1,jm
do i=1,im
reltmp = omega∗(cn1( i , j ,k)∗(cn2l( i )∗p( i+1,j ,k) &
+cn2s( i )∗p( i−1,j ,k) &
+cn3l( j )∗p( i , j+1,k)+cn3s( j )∗p( i , j−1,k) &
+cn4l(k)∗p( i , j ,k+1)+cn4s(k)∗p( i , j ,k−1) &
−rhs ( i , j ,k))−p( i , j ,k))
p( i , j ,k) = p( i , j ,k) + reltmp
end do
end do
end do
end do
Listing 3: SOR kernel Fortran code.
77. It might therefore seem that our functional language based approach is impractical.
In this section we explain the route from Fortran to the TyTra-CL and TyTra-IR.
Because of its age, FORTRAN 77 has many issues, especially in terms of main-
tainability and correctness. As a first step we therefore refactor FORTRAN 77 into
Fortran 95 which features a.o. a module system with qualified imports and much better
type checking. The compiler we developed for this purpose7 also replaces all global
variables with function arguments, allowing easy offloading of portions of the code to
accelerators.
Our observation has been that programs in our application domain are typically
using loops to operate on static arrays. The SOR kernel above is a good example.
We have created a separate8 compiler9 which analyses Fortran code in terms of map
and fold and generates a subroutine corresponding to the body of every loop nest. The
code in this form is not only ready for parallelisation with e.g. OpenCL, but effectively
consists of sequences of applications of maps and folds applied to opaque functions,
so that we can convert it directly into a TyTra-CL program.
Our compiler transforms the complete Large Eddy Simulator main loop code (i.e.
everything except file I/O) into 33 kernels, 29 of which are maps and 4 folds. This
code is representative for many computational fluid dynamics codes and illustrates the
validity of our approach.
A discussion of this source-to-source compilation toolchain, including performance
results on the LES, can be found in [26].
We have also created a pass for our compiler which refactors the code into the
form required by our opaque functions, i.e. instead of array accesses, the functions
can only take scalars. In practice this means that the function takes a tuple of variables
corresponding to every array access in a loop nest. The compiler has an OpenCL C
backend and we use the LLVM clang front-end to generate LLVM IR, which is used
7 https://github.com/wimvanderbauwhede/RefactorF4Acc.
8 This is purely an accident of history.
9 https://github.com/wimvanderbauwhede/AutoParallel-Fortran.
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as input for our TyTra-IR toolchain. The TyTra-IR compiler transforms the original
LLVM IR into a pipelined datapath as explained in Sect. 6. Consequently, at the level
of the opaque function the operation is always pipelined.
This is currently work in progress because the emitter from the map-and-fold based
transformed Fortran code to TyTraCL is not yet finalized. As explained in [26], our
current flow emits OpenCL host and kernel code suitable for GPU acceleration.
8.2 Transforming the SOR Kernel
The TyTra-CL version of the above program is very simple:
p_in :: Vec (im∗jm∗km) Float
f_sor :: Float −> Float
p_out = map f_sor p_in
The corresponding AST is equally simple:
sor :: TyTraCLProgram
sor = Assign
(Var "p_out" (im∗jm∗km) Float )
(Res
(PNDMap [] (MOpaque "f_sor" [] Float Float cp_sor ))
(Var "p_in" (im∗jm∗km) Float ))
We can now apply a transformation where we for example split the vector into 4
parts and interpret this as 4 parallel lanes by using the Par variant of NDMap. We have
expanded the AST as described before. The cost and performance for the actual kernel
fsor have been obtained from its IR representation using the TyTra-IR compiler.
sor :: TyTraCLProgram
sor = Assign
(Var "p_out" (im∗jm∗km/4) Float )
(Res (NDMerge [4])
(Res (NDMap [(4 ,Pipe)] Par
(MOpaque "f_sor" [] Float Float cp_sor ))
(Res (NDSplit [4]) (Var "p_in" (im∗jm∗km/4) Float ))
))
We can generate many variants by changing the number of parts into which we
split the vector and the variant for each part. However, as explained in Sect. 7, the cost
model informs us that for splits higher than 4 we already hit the resource limits so the
above transformation is the best candidate.
8.3 Comparison of TyTra-Generated Hyrbid Solution Against Two HLS Tools
As discussed earlier, our approach for generating a complete solution for FPGAs is
to use a commercially available HLS tool for host-device API, as well as the generate
the shell logic on the FPGA for interfacing with the DRAM and the host. The ker-
nel is implemented using HDL generated by our back-end compiler. In this section,
we compare this hybrid approach against baselines. Both the hybrid and the clean
solutions are compared for two commercial HLS tools, Altera-OpenCL and Maxeler.
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Fig. 6 The Altera-OCL–TyBEC
hybrid solution. The red dotted
line identifies the logic
programmed with TyTra
generated HDL code (kernel),
and the rest is programmed with
TyTra generated OpenCL code
(shell and host) (Color figure
online)
8.3.1 Experimental Setup
Altera (now Intel) OpenCL for FPGAs allows designers to program FPGAs using the
OpenCL programming framework, effectively providing a “C-to-gates” route. It is an
attractive framework to target for creating solutions in the TyTra flow, as it allows us to
generate portable solutions that would also work with other FPGA-OpenCL tools like
Xilinx’s Sdaccel, and eventually with truly heterogeneous platforms. Altera-OpenCL
allows designers to integrate their custom HDL as library functions inside the C-based
OpenCL framework, and this provides us with the opportunity to generate complete
solutions based on our TyBEC-generated HDL dataflow (see Fig. 4).
The setup for the experiments using Altera-OCL+HDL flow is shown in Fig. 6.
A similar experimental setup was done for the Maxeler’s MaxJ [23] HLS design tool
for FPGAs, which provides a Java meta-programming model for describing compu-
tation kernels and connecting data streams between them. Like Altera-OCL, Maxeler
allows integration of custom HDL code into their HLS framework.
The CPU implementation (cpu) is compiled with gfortran -Ofast. One
FPGA implementation is generated using the the HLS flow only
(fpga-<HLS-tool-name>), which incorporates pipeline parallelism automatically
extracted by the HLS tool. Another FPGA implementation (fpga-tytra) is the design
variant generated by the TyTra back-end compiler, based on a high-level type trans-
formation that introduced parallelism (4×PEs) in addition to pipeline parallelism.
We collected performance results for both tools for different dimensions of the
input arrays, i.e. im, jm, km, and also collected energy results for one of the
solutions.
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Fig. 7 Comparing performance and energy differential of the SOR kernel for different sizes of grid,
normalized against the CPU-only solution. The figures are for 1000 iterations of the kernel. Setup: Intel-i7
quad-core processor at 1.6GHz, 32 GB RAM, and an Altera Stratix-V-GSD8 FPGA
8.3.2 Performance Comparison
The performance comparison against Maxeler is shown in Fig. 7 (left). Note that
fpga-maxJ could in principle be optimized manually to achieve a similar performance
as fpga-tytra, but we deliberately use an unoptimized baseline for fpga-maxJ. Our
contention is that by using our approach, one can obviate the need to carry out man-
ual optimizations in an HLS tool like Maxeler. Hence our comparison is against an
unoptimized HLS solution.
Apart from the smallest grid-size, fpga-tytra consistently outperforms fpga-maxJ
as well as cpu, showing up to 3.9× and 2.6× improvement over fpga-maxJ and cpu
respectively. In general, FPGA solutions tend to perform much better than CPU at
large dimensions.
If we look at the (the fpga-tytra-est column) showing the performance predicted
by our cost model, we can see they are not as accurate as the kernel-only estimates in
Table 1. The introduction of the shell adds a degree of inaccuracy to the performance
estimate, which in the worst case in this particular example is off by 2.35×. However,
the use-case of finding the best variant from a search-space is still very much applicable
as these results show.
Figure 8 shows the result of comparison against Altera-OpenCL (AOCL), using
a 2D SOR kernel.10 The Tytra solution (with an AOCL shell) yields an order of
magnitude better performance than the AOCL-only solution on the same FPGA.
Both these performance comparison results clearly indicate that a straightforward
implementation on an HLS tool will not be optimal and manual effort would be
required; the TyTra flow can automate this.
10 As opposed to the fpga-tytra or the fpga-maxj solution, we were unable to use on-chip buffers for
stencil data in the fpga-aocl solution, as AOCL failed to synthesize within available resources (see Fig. 9).
Hence the fpga-aocl solution accesses the main memory for every data-point in the stencil, which affects
its performance.
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Fig. 8 Runtime of the 2D-SOR
kernel for AOCL-only and
AOCL-TyTra hybrid for
different sizes of grid,
normalized against the
CPU-only solution. Setup: Intel
Xeon E5 quad-core at 2.4 GHz,
64GB RAM, and an Altera
Stratix-V-GSD5 FPGA
8.3.3 Energy Comparison
For the energy figures, we used the actual power consumption of the host+device
measured at the node’s power socket using a WattsUp power meter on the Maxeler
desktop node. For a fair comparison, we noted the increase in power from the idle CPU
power, for both CPU-only and CPU-FPGA solutions. As shown in Fig. 7, FPGAs very
quickly overtake CPU-only solutions, and fpga-tytra solution shows up to 11× and
2.9× power-efficiency improvement over cpu and fpga-maxJ respectively. The energy
comparison further demonstrates the utility of adopting FPGAs in general for scientific
kernels, and specifically our approach of using type transformations for finding the
best design variant.
8.3.4 Resource Utilization Comparison
Previous results show the optimized hybrid TyTra solution compared with baseline,
unoptimized solutions using HLS tools. Here we compare what happens when we
compare like-for-like variants, that is the same optimization using the two approaches,
with the AOCL tool as the baseline. The results are shown in Fig. 9.11 We also compare
the effect of varying the array sizes for both cases, which effect the size of internal
buffers for stencil data, and hence effect resource utilization.
We can see that the resource utilization is comparable for the baseline solution
with one PE. However, when we optimize the design by replicating the PEs, then the
AOCL-only solution—which implements the optimization by changing the number of
compute-units in the OpenCL code—takes up much more resources than the AOCL-
TyTra solution, especially in the utilization of BRAMs. A similar observation is made
for the case when we fix the design to one PE, and change the size of data . In fact,
11 Full synthesis results are used, apart from cases where design could not synthesize because required
resources exceeded availability, in which case we used estimated resources emitted by AOCL.
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Fig. 9 Normalized FPGA resource utilization, AOCL-only against AOCL-TyTra, for equivalent design
variants. The dots represent maximum available resource, so if the dot is inside a plotted bar, it means the
required resource exceeds availability and did not synthesize
the AOCL-only solution do not even synthesize in most cases as the available BRAM
resources are exceeded. These results make a strong case for using our flow not just to
generate or evaluate the variants, but also to implement them based on our generated
HDL code.
9 Conclusion
FPGAs are increasingly being used in HPC for acceleration of scientific kernels.
While the typical route to implementation is the use of high-level synthesis tools like
Maxeler or OpenCL, such tools may not necessarily fully expose the parallelism in
the FPGA in a straightforward manner. Hand-tuning designs to exploit the available
FPGA resources on these HLS tools is possible but still requires considerable effort
and expertise.
We have presented an original compilation flow that, starting from high-level pro-
gram in a functional coordination language based on opaque, costable functions and
higher-order functions, generates correct-by-construction design variants using type-
driven program transformations, evaluates the generated variants using an analytical
cost model on an intermediate description of the kernel, and emits the HDL code for
the optimal variant.
We have introduced the theoretical framework of the vector type transformations
and shown how program transformations in our TyTra-CL language can be automat-
ically derived from the type transformations, with guaranteed correctness. We have
explained compilation from TyTra-CL to TyTra-IR and the costing of the designs
using the analytical cost model. The accuracy of the cost model was shown across
three kernels: a kernel from the LES weather simulator, and two kernels from the
Rodinia benchmark.
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A case study based on the successive over-relaxation kernel from a real-world
weather simulator was used to demonstrate the high-level type transformations. It was
also used to give an illustration of a working solution based on HDL code generated
from our compiler, shown to perform better than the baseline Maxeler HLS solution.
Our work presents a proof of concept for a solution which allows high level program-
ming with a route from legacy Fortran code, and which will automatically converge
on the best design variant from a single high-level description of the algorithm in a
functional language through a combination of correct-by-construction program trans-
formation and fast analytical cost models. Our future work focuses on completing
the compiler toolchain, and in particular investigating the use of machine learning to
explore the potentially very large search space of transformed programs.
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